Abstract-Quantum transport simulations are performed in tunneling FETs (TFETs) with the gate electric field in-line with the tunneling junction direction (in-line TFETs). Charge self-consistency and thermalization effects are included in a semiclassical Poisson solution to compute the electrostatic potential. The obtained potential is then used for current calculation with the ballistic nonequilibrium Green's function method (NEGF) in the tight binding basis. It is shown that the NEGF method predicts a higher subthreshold swing than the often-used dynamic nonlocal (DNL) path band-to-band method. The NEGF method accounts for the direct source-drain tunneling, which is underestimated in the DNL path approach in the studied geometries. Undercut is shown to be essential to obtain switching slope below 60 mV/decade in the in-line TFETs.
I. INTRODUCTION
T UNNELING FETs (TFETs) have gained large interest recently due to their capability to achieve switching slopes (SSs) below 60 mV/decade, i.e., lower than the ultimate limit in conventional MOSFETs. Experimental demonstrations of TFETs with p-type AlGaSb and n-type InAs [1] , [2] with gate field in-line with the tunneling direction (in-line TFET) have been performed, and these devices have also been simulated based on the drift-diffusion and the dynamic nonlocal (DNL) path band-to-band model [3] . These DNL simulations have projected that the optimized device designs with an undercut length of 10 nm could achieve a minimum SS of 7 mV/decade [4] .
However, the DNL model does not fully incorporate quantization effects. The tunneling formalism adopted in the DNL band-to-band model assumes a classical particle-like trajectory, in which the tunneling paths are approximated by straight lines. Predicting such paths is notoriously difficult in multidimensional transport problems. As a result, the potential tends to overestimate the device performance in the designs optimized by the DNL model. Use of the nonequilibrium Green's function (NEGF) [5] is an attractive approach to overcome this shortcoming. The NEGF method automatically describes the quantum effects, such as tunneling and confinement.
A comparison of the DNL and NEGF method and a detailed assessment of these effects and their impacts on the device performances are subjects of this paper.
II. METHODS
The simulation flow used to compare these two simulation methods is summarized in Fig. 1 . In the lead analysis stage, the contact unit cell, the smallest repeating geometry unit, is the simulated structure. The contact unit cells in the source and drain contacts are considered to be repeated infinitely in their translation directions. Self-consistent potentials (V) and charge densities are calculated by the NEGF method coupled to the Poisson's equation within the empirical tight binding (ETB) basis. The band edges (E c , E v ) and the effective masses, which will be used in the I -V simulation stage, are extracted from the ETB simulations. To extract the effective masses, 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. the 3-D semiconductor density of states is assumed, e.g., the electron density (n) is computed as
where F 1/2 is the Fermi-Dirac integral of the order 1/2, N c is the effective density of states, and the energy η c is computed
In contacts, the charge densities are equal to the doping densities; the effective density of states and the effective masses are solved from (1).
In the I -V simulation stage, the simulation domain is the whole device and the I -V characteristics are calculated by two alternative methods. In the NEGF method, the electrostatic potentials are obtained from self-consistent semiclassical Poisson calculations. Effective masses obtained from the lead analysis stage are applied to the appropriate regions of the device to calculate the semiclassical charge densities. The charge density is calculated as in (1); carriers in the channel are assumed to be in quasi-thermal equilibrium, with the electron quasi-Fermi level set to the same value as the Fermi level in the drain contact and the hole quasi-Fermi level set to the same value as the Fermi level in the source contact. The nonequilibrium region and the positions of the quasi-Fermi levels are shown in Fig. 2 . The charge calculation is coupled to the Poisson equation to solve for the electrostatic potential self-consistently. The obtained self-consistent potential is then fed to the ETB Hamiltonian and the currents are calculated by the ballistic NEGF method. For the DNL-based simulations, the electrostatic potential, charge, and current are calculated with the drift-diffusion method self-consistently coupled to the Poisson's equation, while the tunneling current is calculated by the Wentzel-Kramers-Brillouin approximation-based DNL model. For consistency, the same effective masses and band edges (obtained as outlined previously) are used in both methods.
The sp 3 s * model described in [6] and [7] is used for the ETB calculations. The onsite energies have been adjusted to match the experimental value of bulk band offsets. In this paper, all NEGF calculations are performed using the NanoElectronic Modeling toolkit (NEMO5) [8] , while all the DNL calculations were obtained using Sentaurus TCAD [3] .
III. GEOMETRIES Fig. 2(a) shows the simulated structure and the device dimensions. The TFETs evaluated here consist of an Al 0.45 Ga 0.55 Sb source with W AlGaSb = 10 nm and InAs channel and drain with T InAs = 4 nm. This aluminum composition is chosen to match both with experiments [1] and with previous simulations [4] . The W AlGaSb and T InAs are fixed for all the simulations unless otherwise stated. The source doping density is N A = 4 × 10 18 cm −3 . A p-type δ-doping layer of T δ = 2 nm is inserted in the source [4] with doping N δ = 6 × 10 19 cm −3 . The regions under the gate (L g ), the spacer oxide (L ox ), and the drain underlap (L d ) are doped with N D1 = 5 × 10 17 cm −3 . An additional highly doped extension (L ex ) is included in some simulation configurations with N D2 = 4 × 10 18 cm −3 . The channel is gated with an oxide width of EOT = 1 nm, and the spacer has a width of L ox = 10 nm. The dashed box in Fig. 2(a) indicates the nonequilibrium region. The positions of the Fermi levels and quasi-Fermi levels are shown in Fig. 2(b) . The calculation predicts a staggered heterojunction with E = 215 meV ( E = E c of InAs -E v of AlGaSb) between the 10-nm AlGaSb region and the 4-nm InAs channel. This is much larger than the offsets predicted from bulk material parameters without considering confinement [4] . It is worth noting that these computations do not include the effect of bandgap narrowing from high doping densities or strain effects due to the lattice mismatch between AlGaSb and InAs.
IV. RESULTS
In TFETs of this type, there are four major current paths that originate from carrier tunneling and thermionic emission at different locations and energy ranges, as shown in Fig. 3 . Depending on the bias conditions, the doping concentrations, and the geometries, different current mechanisms can control the device performance. As shown in Fig. 3(a) , path I is the desired dominant current path at the ON-state, and occurs at the source-channel junction. The undesired leakage path, path II, is composed of carriers tunneling directly from source to drain. In Fig. 3(b) , path III is interband tunneling at the channel-drain junction, and can become significant under strong reverse gate bias, especially in narrow bandgap materials. Path IV, shown in Fig. 3(c) , is due to thermionic emission over the channel barrier. Paths III and IV both contribute to the ambipolar branch of TFETs. Identifying the dominant current components in the TFETs is important for optimizing device SS and I on .
A. Source-Drain Tunneling and Scaling of Undercut (L uc )
The TFET, as shown in Fig. 2 , has been simulated with the DNL and the NEGF methods. The length of source contact is T s = 15 nm and the length of the underlap is fixed at L d = 30 nm with L ex = 0 nm. The gate length and undercut length are varied, as shown in Fig. 2 . To reduce computation burden, spin orbit coupling has been neglected. The differences in electrostatic potentials between the DNL and the NEGF methods have been minimized using the same effective masses and the band edges, as shown in Fig. 1. Fig. 4 compares the 1-D band profiles along a path through the center of the source, channel, and drain. As can be seen, the potential profiles are almost identical, deviating only slightly near the tunnel junction.
The I d -V g characteristics were then computed from both the DNL and the NEGF methods; these results are compared at different L uc /L g ratios at V d = 0.3 V in Fig. 5 . As can be seen, the subthreshold slopes are quite different for the DNL and the NEGF simulations. The DNL current density drops rapidly below the NEGF current at V g = 0 V. The best agreement is obtained with large L uc (20 nm) and L g (30 nm). These observed differences are because the DNL model underestimates the contributions from the direct source-drain tunneling, shown as path II in Fig. 3 .
In the DNL method, tunneling is calculated as spatially varying electron and hole generation rates, based on the assumption of straight-line tunneling paths. The tunneling direction in the DNL method is taken in the opposite direction of the valence band gradient. Tunneling takes place when carriers in the valence band are aligned with available states in the conduction band at the same energy, along the gradientcomputed tunneling direction. To understand the effects on the abrupt turn-OFF, Fig. 6(a) and (b) shows the potential profiles for the L uc = 10 nm device. As shown in Fig. 6(a) and (b) , the contour lines in the AlGaSb side are parallel to the gate for most of the heterojunction (implying vertical tunneling paths in this formalism). The contour lines have only small curvatures near the undercut, resulting in very few tunneling paths between the source and channel in the lateral direction. Fig. 6(c) and (d) shows the corresponding electron generation rate. The generation primarily occurs near the tunnel junction with a small extension into the undercut (L uc ) region. As the gate voltage approaches 0 V, the density of available states is reduced in the channel and the electron generation rate reduces to zero both in the vertical and the lateral directions. Consequently, the simulated tunneling current drops to almost zero.
In contrast, Fig. 7 shows the charge densities in the InAs channel computed using the NEGF method at V g = 0 V. Even in the OFF-state there is an appreciable concentration of electrons under the gate due to electrons tunneling from the AlGaSb valence band. Although these states are evanescent states in the bandgap and they decay rapidly inside the InAs channel, they nevertheless give rise to tunneling leakage in the lateral direction. This tunneling component is shown as path II in Fig. 3 . Thus, one can see that the assumptions of straight-line tunneling paths in the DNL formalism can, in this geometry, contribute to artificially limiting the tunneling at the corner in in-line TFETs.
As L uc increases, the barrier in the undercut region becomes longer and the direct source-drain tunneling is suppressed due to the improved electrostatics in the device. In this limit, the DNL and the NEGF methods reach better agreement, e.g., the L uc = 20 nm case in Fig. 5(c) .
B. Scaling of Underlap (L d )
Use of a highly doped region near the drain contact can suppress the gate-drain electrostatic coupling, e.g., the highly doped region (L ex ) next to the underlap region in Fig. 1 . In this way, it is possible to scale down the length of the underlap. Fig. 8(a) Finally, due to the addition of a highly doped region, the screening length in the drain contact reduces significantly. The potential close to the contact region does not change with gate voltages. In this way, the thermionic ambipolar currents through path IV and path III are suppressed; the ambipolar currents are not observed in Fig. 8(a) .
V. CONCLUSION
In summary, the performance of InAs/AlGaSb TFETs with gate field in-line with the tunneling direction has been evaluated using both the DNL and NEGF methods. Comparison of the results indicates that for some geometries (those with small undercut lengths), the DNL model can underestimate the direct source-drain tunneling leakage in TFETs of this kind, due to the assumption of straight-line tunneling paths. These simulations indicate that in-line TFETs are expected to provide SS <60 mV/decade at 20 nm gate length, provided an undercut of at least 10 nm is used.
This paper demonstrates that the scaling of TFETs with gate field in-line with the tunneling direction can be limited by the undercut and the underlap dimensions, both of which play important roles in reducing direct source-drain tunneling. The full quantum transport model used here provides a direct means to a comprehensive understanding of the tunneling behaviors in TFETs with complex geometries.
